## HIGH VOLTAGE POWER MANAGEMENT UNIT ARCHITECTURE IN CMOS PROCESS

## **ABSTRACT**

A voltage regulator circuit includes a single high voltage regulator, and a plurality of parallel low voltage regulators capable of receiving an intermediate voltage from the high-voltage regulator, and capable of outputting a regulated output voltage. The intermediate voltage is no higher than a breakdown voltage of the low voltage regulators.

165405\_1.DOC